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Capacitor Voltage Balancing in Full Binary
Combination Schema Flying Capacitor
Multilevel Inverters
Keith A. Corzine, Member, IEEE, and Xiaomin Kou, Student Member, IEEE
Abstract—Recently, the full binary combination schema (FBCS)
method has been introduced to control the flying capacitor mul-
tilevel inverter. This method has the primary advantage that the
number of voltage levels can be increased for a given number of
semiconductor devices when compared to the conventional control
methods. However, due to the difficulty of balancing the capaci-
tors, the new schema requires fixed floating sources to provide the
dc voltages. This paper reveals an approach onf balancing the ca-
pacitors, thus expanding the application fields of FBCS inverters
to the family of the flying capacitor multilevel inverters under the
condition of choosing a suitable modulation index. Simulation re-
sults demonstrate the proposed voltage balancing control.
Index Terms—Active filters, capacitor voltage balancing, flying
capacitor, medium-voltage drives, multilevel inverters.
I. INTRODUCTION
I N recent years, the multilevel inverter has become populardue to its advantages which include higher power quality,
lower switching losses, higher voltage capability, and better
electromagnetic compatibility [1]–[3]. One popular multilevel
structure is the flying capacitor topology [1]. Recent research
has shown that by changing the dc voltage ratios, a higher
number of levels can be obtained for a given number of tran-
sistors [2]. This method, referred to as full binary combination
schema (FBCS), relies on using floating sources instead of
flying capacitors. In this paper, a capacitor voltage balancing
method is introduced which allows FBCS operation with flying
capacitors; within a certain modulation index limit.
II. TWO-CELL FCMI INVERTER TOPOLOGY
Fig. 1 shows the per-phase structure of a two-cell flying ca-
pacitor multilevel inverter (FCMI) topology. The relationship
between line-to-ground voltages and phase voltages in a three-
phase implementation of the topology can be calculated from
(1)
The conventional FCMI inverter schema sets the dc voltage ratio
as [1], which yields a three-level inverter op-
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Fig. 1. Two-cell flying capacitor inverter topology.
TABLE I
CONVENTIONAL TWO-CELL THREE-LEVEL INVERTER STATES
eration. Herein phase “ ” represents phase , phase or phase
. Table I shows the inverter switching states (with a dc voltage
of ). It can be seen that “01” and “10” switching states
both refer to the same switch level which leads to the
same voltage level of . The redundant switching combina-
tions provide the possibility for conventional topology to use
capacitors as the dc voltage sources [1]. When and
, the inner capacitor voltage is not involved in gener-
ating the line-to-ground voltage so these states do not affect
capacitor voltage balance. When , the inner capacitor
voltage will contribute to and, thus, has capacitor balance
concerns. The capacitor voltages can be balanced by selecting
a suitable switching combination from the redundant table
according to the current flowing through the capacitor. Let
denote the capacitor voltage flag, which equals to 1 when
is greater than or equals to 0 when is less than .
Let denote the capacitor branch current flag, which equals
to 1 when is greater than 0 and equals 0 when is less than
0. When , and are desired. When
, and are desired for balancing.
A four-level FBCS inverter can use the same topology shown
in Fig. 1, except that the voltage ratio should be set to
according to FBCS 1 or ac-
cording to FBCS 2 [2]. As can be seen from Table II, no re-
1540-7985/03$17.00 © 2003 IEEE
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TABLE II
TWO-CELL FOUR-LEVEL FBCS INVERTER STATES
Fig. 2. Space vector plot of the two-cell four-level FBCS inverter.
dundant switching combinations are available in terms of ,
so if capacitors are used to form the dc voltages, there is no di-
rect approach to balancing the capacitor voltages on a per-phase
basis as in the conventional two-cell flying capacitor topology.
Generally, FBCS requires fixed floating sources instead of ca-
pacitors. However, an approach will be described herein, which
achieves capacitor balancing by utilizing information from all
three phases.
III. CAPACITOR BALANCING METHOD FOR
FOUR-LEVEL FBCS INVERTER
A. Three-Phase Joint Redundancy
Although no redundant switch state in terms of (or )
separately is available to balance the capacitors for the two-cell
four-level FBCS inverter topology on a per phase base, three-
phase joint switching state redundancy does exist in the same
way as it does in the diode clamped inverter [3]. For example,
according to (1), both and refer to
the same , , combination, which is , ,
and respectively. The space vector plot as shown in Fig. 2
clearly demonstrates the distribution of the three-phase joint re-
dundancies. This fact reveals the possibility of utilizing these
redundant combinations to balance the capacitors. Because
ranges from 0 to 3, the total joint switching combination num-
bers of are . The term, redundant degree ,
is used to represent the number of the redundant joint switching
states , which refer to the same voltage value
group.
MAX MIN (2)
Fig. 3. Current control illustration.
where represents the number of levels of the FBCS in-
verter. For the 4-level FBCS inverter, and ranges from
1 to 4. Take the case of as an example, where four joint
switching states of (000 111 222 333) refer to the same
, , voltage value group (0, 0, 0), which also means
that each joint switching state has three other redundant joint
switching states available. The of those 18 three-phase joint
switching states located at the outer loop of the space vector plot
is 1, which indicates the absence of the redundant state.
B. Capacitor Balancing Approach
Different current source or voltage source methods are avail-
able to control the switching states for the power semiconduc-
tors. Fig. 3 shows a current control example. It is not the aim
of this paper to discuss the current control or voltage control
schema. This paper will focus on the redundant state selector
(RSS), which is the key component for balancing the capacitor
voltages shown in Fig. 3. Therein the current control can gen-
erate the original switching states of and . As mentioned
above, these switching states cannot be used individually to bal-
ance the capacitor voltages. However, Fig. 2 shows the fact that
some of the joint switching combination of have redun-
dancy in terms of , , and . The RSS selector can be
used to select a suitable joint switching state from the
related redundancy group so as to keep the capacitor voltages
balanced. Assuming FBCS 1 is used in Fig. 1, the reasons for
capacitor voltage imbalance lie in two aspects. 1) When the
capacitor voltage is higher than , it is desired to dis-
charge the capacitor, and this also implies that the should be
greater than 0. 2) When the capacitor voltage is less than ,
it is desired to charge the capacitor, and this implies that the
should be less than 0. If not, then the capacitor voltage would be-
come even lower. Therefore, the RSS selector should be able to
adjust the switching states based on the capacitor voltage flags
and the capacitor current flags . For phase , the Flag
Generator is used to provide the information of and .
The capacitor current might equal or , depending
on the switching states. The RSS selector takes the voltage and
current flag information as the condition for the balance situa-
tion. It uses the following principles for selecting the best joint
combination state of from a redundancy group to mini-
mize the unbalanced phases at the related point in time:
Principle A: If the , it is always possible to select a
from the redundancy group so that all the phases can be
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Fig. 4. Two-cell four-level FBCS 1 inverter waveforms. (modulation index =
0:65, power factor = 0:763).
balanced at the related time point. Note that this is in contrast
to the diode-clamped topology [3], where the redundant zero
states do not affect the capacitor voltages! If several are
in a good balancing situation, then RSS gives priority to the
selection of the original generated by the current control.
Principle B: If or 3, it may be possible to select a
from a redundant group so that all phases can be bal-
anced at the related time point. If not, it is always possible
to select a from its redundancy group so that only one
phase can not be balanced at the related time point. If several
of the switching state combinations work under the same bal-
ancing situation, RSS gives priority to the selection of the orig-
inal generated by the current control.
Principle C: If , no redundant switching combina-
tions are available, so the RSS can only use the original
generated by the current control.
IV. SIMULATION STUDIES
Based on Figs. 1 and 3, a two-cell four-level FBCS 1 in-
verter computer simulation model that follows principles , ,
and has been created to verify the capacitor balancing ap-
proach. Three 6.86- resistors and three 15.43-mH inductors
were used to emulate the motor load. The outer dc link voltage
is 660 V, and three 3,300 F capacitors are used to form
the dc link voltage for each phase. The commanded fun-
damental frequency was 60 Hz. Fig. 4 shows the voltage and
current waveforms. It can be seen that the 2-cell flying capacitor
inverter as shown in Fig. 1 can yield 4 line-to-ground converting
levels using FBCS 1 since capacitor voltage balance is achieved.
The RSS selector affects the shape of the line-to-ground voltage,
but not the line-to-line voltage. Fig. 5 shows a capacitor voltage
balancing transient study. is used to represent the
active state of RSS selector. When is active high,
the RSS Selector is enabled. When is active low,
the RSS selector is disabled and the switching states generated
by the current control are fed back to the converter directly. In
the simulation of Fig. 5, the RSS selector was disabled when
and enabled again when . From the capacitor
Fig. 5. Capacitor voltage transient study.
Fig. 6. Two-cell four-level FBCS 1 inverter waveforms. (modulation index =
1:13, power factor = 0:11).
voltage plots, it is clear that the capacitor can maintain balance
when the RSS selector is enabled. When the RSS selector is dis-
abled, FBCS 1 tends to overcharge the capacitors; thus it loses
balance. The reason for this phenomenon is that the average cur-
rents flowing out of the floating sources are negative for FBCS
1, but positive for FBCS 2 [2]. This simulation verified that the
capacitor balancing approach could guarantee the use of capac-
itors as the dc voltages in FBCS multilevel inverters. The mod-
ulation index used in the above two studies is 0.65. Extensive
simulation studies showed that for a load condition with a power
factor of 0.8, one can set the modulation index value up to 0.7
and maintain balanced capacitor voltages. If the FBCS Inverter
is used in highly inductive load applications, such as active fil-
ters, one can apply a modulation index up to the physical limit
of 1.15. Fig. 6 shows a simulation study with a highly inductive
load where and mH. The modulation index
is set to 1.13 (close to the upper limit considering third harmonic
injection). It can be seen from Fig. 6 that one can still achieve
balanced capacitor voltages.
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V. CONCLUSION
In this paper, a capacitor voltage balancing method for
the flying capacitor multilevel inverter was introduced. The
balancing method applies to the FBCS control, introduced
in prior research, which results in more voltage levels for a
given number of semiconductor devices in the flying capacitor
topology. The proposed method is based on joint-phase re-
dundancy and will successfully balance the capacitor voltages
within a given modulation index limit. Detailed simulations
demonstrated the operation of the proposed method.
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